型号:APX-5200A
Products & features

此款高速A/D转换板分辨率为12 bit,单端采样速率为1 Gsps ,并且2个通道还能高清晰度的记录高速信号。根据各种触发模式,您可以通过FPGA获取必要的数据和处理的数据。该FPGA实现了数字信号处理功能。只需要获取必要的数据,就可以提供各种信号处理功能。使用内置的DMA控制器,在没有CPU干预的情况下,实现存储传输。

特性

Using high speed ADC with 14 bit / 400 MHz sampling

± 2 V / ± 1 V / ± 0.5 V single-ended input to 2 ch

External trigger input ? External clock input for each 1 channel

Supports variable frequency input

General purpose DI/DO for each 4 ch

General purpose AO 2 ch

DDR3-SDRAM (2 Gbyte) is installed as FIFO Memory

Memory transfer is possible without using a CPU with a built-in DMA controller

Equipped with Up Data function of FPGA data

PCI Express 2.0 (Gen 2) 5.0 GT/s x 8 compatible

描述


Model APX-5040
Input channel Single end 2ch
Sampling clock 400 MHz
Resolution 14bit
Sampling time 2.5 ns (min)
Sampling count 256 M words / 1 channel
Input range ± 2 V, ± 1 V, ± 500 mV
Input impedance 50 ?
Trigger External trigger / Analog trigger / Soft trigger / DI trigger (Various trigger modes supported by FPGA)
Memory DDR3 - SDRAM (2 GB)
FPGA LSI: EP4SGX180HF35C2N (manufactured by ALTERA) 
Trigger type: Internal trigger (analog trigger), external trigger, soft trigger, DI trigger
Analog trigger: Edge level pulse
Trigger position: pre / post delay
User logic: Free space can be customized
DA Circuit Number of output: 2 ch
Resolution: 16 bits
Output range: -4 V to +4 V
System bus PCI - Express 2.0 (Gen 2) 5.0 GT/s x 8
Power supply + 12 V ± 9%, + 3.3 V ± 8%
Operating environment Temperature 0 to 50 ℃, humidity 35% to 85% (no condensation)
Dimensions 192.65 mm x 111.15 mm, Panel width 20 mm (not including protrusions) Weight 232 g
Supported OS Windows 7/8 compatible with 32 bit / 64 bit each
Environmental compliance RoHS


模块图

功能模块







应用案例






文档下载